

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9






FIG. 10



**FIG. 11**

## Buffer Description

First address (xxx000H) → Data byte 01 (managed by first low speed framer)  
Data byte 02 (managed by first low speed framer)  
Data byte 03 (managed by first low speed framer)  
Data byte 04 (managed by first low speed framer)  
Data byte 05 (managed by first low speed framer)  
Data byte 06 (managed by second low speed framer)  
Data byte 07 (managed by second low speed framer)  
Data byte 08 (managed by third low speed framer)  
Data byte 09 (managed by first low speed framer)  
Data byte 10 (managed by first low speed framer)  
Data byte 11 (managed by first low speed framer)  
Data byte 12 (managed by first low speed framer)  
Data byte 13 (managed by first low speed framer)  
Data byte 14 (managed by second low speed framer)  
Data byte 15 (managed by second low speed framer)  
Data byte 16 (managed by third low speed framer)  
Data byte 17 (managed by first low speed framer)  
Data byte 18 (managed by first low speed framer)

▪  
▪  
▪

Data byte 2041 (managed by first low speed framer)  
Data byte 2042 (managed by first low speed framer)  
Data byte 2043 (managed by first low speed framer)  
Data byte 2044 (managed by first low speed framer)  
Data byte 2045 (managed by first low speed framer)  
Data byte 2046 (managed by second low speed framer)  
Data byte 2047 (managed by second low speed framer)  
Last address (xxx7FFH) → Data byte 2048 (managed by third low speed framer)

First Transaction Table

Input address (lowest 11 bits)	Output address (lowest 11 bits)
000	000
001	001
002	002
003	003
004	004
005	008
006	009
007	00A
008	00B
009	00C
00A	010
00B	011
00C	012
00D	013
00E	014
00F	018
010	019
011	01A
.	.
.	.
.	.
4FB	7F8
4FC	7F9
4FD	7FA
4FE	7FB
4FF	7FC

FIG. 13

Second Transaction Table

Input address (lowest 11 bits)	Output address (lowest 11 bits)
000	005
001	006
002	00D
003	00E
004	015
005	016
006	01D
007	01E
008	025
009	026
00A	02D
00B	02E
00C	035
00D	036
00E	03D
00F	03E
010	045
011	046
.	.
.	.
.	.
1FC	7F5
1FD	7F6
1FE	7FD
1FF	7FE

FIG. 14

Second Transaction Table

Input address (lowest 11 bits)	Output address (lowest 11 bits)
000	007
001	00F
002	017
003	01F
004	027
005	02F
006	037
007	03F
008	047
009	04F
00A	057
00B	05F
00C	067
00D	06F
00E	077
00F	07F
010	087
011	08F
.	.
.	.
.	.
0FC	7F7
0FD	7EF
0FE	7F7
0FF	7FF

FIG. 15




FIG. 16




FIG. 17